<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>00833nam a22002297a 4500</leader>
  <controlfield tag="003">SNU</controlfield>
  <controlfield tag="005">20140622095050.0</controlfield>
  <controlfield tag="008">140622b        xxu||||| |||| 00| 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9780387270364</subfield>
  </datafield>
  <datafield tag="028" ind1=" " ind2=" ">
    <subfield code="a">HCL</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.392 SPE</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Spear, Chris.</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">SystemVerilog for verification</subfield>
    <subfield code="b"> : a guide to learning the testbench language features</subfield>
    <subfield code="c">/ Chris Spear</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a"> New York, NY </subfield>
    <subfield code="b">: Springer, </subfield>
    <subfield code="c">&#xA9;2006.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a"> xxxiv, 301 p. </subfield>
    <subfield code="b">: ill. </subfield>
    <subfield code="c">; 25 cm.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a"> Verilog (Computer hardware description language) </subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Verilog (Langage de description de mat&#xE9;riel informatique) </subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Integrated circuits -- Verification. </subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">SystemVerilog for verification a guide to learning the testbench language features</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Chris Spear</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">HCL</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">11685</subfield>
    <subfield code="d">11685</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">1</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">SNUL</subfield>
    <subfield code="b">SNUL</subfield>
    <subfield code="d">2014-06-22</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.392 SPE</subfield>
    <subfield code="p">H2119</subfield>
    <subfield code="r">2014-06-22 00:00:00</subfield>
    <subfield code="w">2014-06-22</subfield>
    <subfield code="y">HCL</subfield>
  </datafield>
</record>
