<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>00792nam a2200205Ia 4500</leader>
  <controlfield tag="003">SNU</controlfield>
  <controlfield tag="005">20140919221208.0</controlfield>
  <controlfield tag="008">120327s9999    xx            000 0 und d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9788177585681</subfield>
  </datafield>
  <datafield tag="028" ind1=" " ind2=" ">
    <subfield code="a">Allied Publisher</subfield>
    <subfield code="c">MA/2010/CR/0002557</subfield>
    <subfield code="d">31/12/2010</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.3815 WES</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Weste, Neil H.E.</subfield>
    <subfield code="a">Harris, David</subfield>
    <subfield code="a">Banerjee, Ayan</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">CMOS VLSI Design</subfield>
    <subfield code="b">A Circuits and Systems Perspective</subfield>
    <subfield code="c">Neil H.E. Weste</subfield>
  </datafield>
  <datafield tag="250" ind1=" " ind2=" ">
    <subfield code="a">3rd ed.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="b">Pearson</subfield>
    <subfield code="a">New Delhi</subfield>
    <subfield code="c">2009</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xvii; 659p.</subfield>
  </datafield>
  <datafield tag="350" ind1=" " ind2=" ">
    <subfield code="a">525</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="b">Electronic Engineering</subfield>
    <subfield code="b">, CMOS VLSI Design</subfield>
    <subfield code="b">, Circuits and System</subfield>
    <subfield code="b">, Circuits Design</subfield>
    <subfield code="b">, Circuit Simulation</subfield>
    <subfield code="b">, Combinational Circuit Design</subfield>
    <subfield code="b">, Sequential Circuit Design</subfield>
    <subfield code="b">, Datapath Subsystems</subfield>
    <subfield code="b">, Verilog</subfield>
    <subfield code="b">, and VHDL</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">BOOK</subfield>
    <subfield code="2">ddc</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">181</subfield>
    <subfield code="d">181</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">SNUL</subfield>
    <subfield code="b">SNUL</subfield>
    <subfield code="d">2012-03-27</subfield>
    <subfield code="g">525.00</subfield>
    <subfield code="l">36</subfield>
    <subfield code="m">9</subfield>
    <subfield code="o">621.3815 WES</subfield>
    <subfield code="p">181</subfield>
    <subfield code="r">2025-12-09 17:06:07</subfield>
    <subfield code="s">2025-12-08</subfield>
    <subfield code="w">2012-03-27</subfield>
    <subfield code="y">BOOK</subfield>
  </datafield>
</record>
