<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>01129nam a22002657a 4500</leader>
  <controlfield tag="003">SNU</controlfield>
  <controlfield tag="005">20140807145423.0</controlfield>
  <controlfield tag="008">140807b        xxu||||| |||| 00| 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9780965193438</subfield>
  </datafield>
  <datafield tag="028" ind1=" " ind2=" ">
    <subfield code="a">HCL</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.395 SMI</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Smith, Douglas J.</subfield>
    <subfield code="a">Zamfirescu, Alex</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">HDL chip design</subfield>
    <subfield code="b">: a practical guide for designing, synthesizing, and simulating ASICs and FPGAs using VHDL or Verilog</subfield>
    <subfield code="c">/ Douglas J. Smith</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Madison, AL</subfield>
    <subfield code="b">Doone Publications</subfield>
    <subfield code="c">1996</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xvi, 448 p.</subfield>
    <subfield code="b">: ill.</subfield>
    <subfield code="c">29 cm.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Douglas J. Smith</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">HDL chip design : a practical guide for designing, synthesizing, and simulating ASICs and FPGAs using VHDL or Verilog</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Application-specific integrated circuits (ASIC) -- Computer-aided design.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Field programmable gate arrays (FPGA) -- Computer-aided design.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Logic design -- Data processing.</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">VHDL (Computer hardware description language)</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Verilog (Computer hardware description language)</subfield>
  </datafield>
  <datafield tag="655" ind1=" " ind2=" ">
    <subfield code="a">Electronics engineering -- Chip design</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">HCL</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">23192</subfield>
    <subfield code="d">23192</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">1</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="a">SNUL</subfield>
    <subfield code="b">SNUL</subfield>
    <subfield code="d">2014-08-07</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.395 SMI</subfield>
    <subfield code="p">H5446</subfield>
    <subfield code="r">2014-08-07 00:00:00</subfield>
    <subfield code="w">2014-08-07</subfield>
    <subfield code="y">HCL</subfield>
  </datafield>
</record>
