<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>Advanced computer architecture</title>
    <subTitle>: parallelism, scalability, programmability</subTitle>
  </titleInfo>
  <name type="personal">
    <namePart>Hwang, Kai</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Hwang, Kai</namePart>
  </name>
  <name type="personal">
    <namePart>Jotwani, Naresh</namePart>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="code" authority="marccountry">xxu</placeTerm>
    </place>
    <place>
      <placeTerm type="text">New Delhi</placeTerm>
    </place>
    <publisher>: McGraw-Hill</publisher>
    <dateIssued>©2016</dateIssued>
    <edition>3rd Ed. </edition>
    <issuance>monographic</issuance>
  </originInfo>
  <language>
    <languageTerm authority="iso639-2b" type="code">eng</languageTerm>
  </language>
  <physicalDescription>
    <form authority="marcform">print</form>
    <extent>xviii, 846 pages  : illustrations  ; 25 cm.</extent>
  </physicalDescription>
  <tableOfContents>Introduction to parallel processing --
Memory and input-output subsystems --
Principles of pipelining and vector processing --
Pipeline computers and vectorization methods --
Structures and algorithms for array processors --
SIMD computers and performance enhancement --
Multiprocessor architecture and programming --
Multiprocessing control and algorithms --
Example multiprocessor systems --
Data flow computers and VLSI computations.</tableOfContents>
  <note type="statement of responsibility">/ Kai Hwang</note>
  <subject>
    <topic> Computer science</topic>
  </subject>
  <subject>
    <topic>Data processing &amp; computer science</topic>
  </subject>
  <subject>
    <topic>Computer architecture</topic>
  </subject>
  <subject>
    <topic>Ordinateurs -- Architecture</topic>
  </subject>
  <classification authority="ddc">004.35 HWA</classification>
  <identifier type="isbn">9789339220921</identifier>
  <identifier type="">:Variety Books Publishers &amp; Distributors :B-10 Street No 2 West Vinod Nagar Delhi 110092 </identifier>
  <recordInfo>
    <recordCreationDate encoding="marc">181214</recordCreationDate>
    <recordChangeDate encoding="iso8601">20190415104749.0</recordChangeDate>
  </recordInfo>
</mods>
