SNU Library Search for 'su:"CAD for VLSI Design II"'

CAD for VLSI Design II : Transistor Theory

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 1

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Introduction to MOSFET

By Kamakoti, V.and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 2

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : CMOS Transistor Fundamentals

By Kamakoti, V.and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 3

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Transistor Theory (Contd)

By Kamakoti, V.and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 4

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : CMOS Transistor Theory - Delay Issues

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 5

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : CMOS Transistor Theory - Delay Issues (Contd)

By V. Kamakoti and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 6

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : CMOS Transistor Theory - Delay Models

By Kamakoti V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 7

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Delay Elements in CMOS Circuits

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 8

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Delay Elements in CMOS Circuits (Contd)

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 9

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Estimating Delays in a circuit, Issues in Dynamic and Staic Timing analysis

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 10

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Synthesis

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 11

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Synthesis - Synthesizable and Non Synthesizable constructs

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 12

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Synthesis - Logic Optimization, Resource Sharing

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 13

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Synthesis - Logic Optimization, Resource Sharing (Contd)

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 14 , pdf lecture.

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Flip Flop and Latch optimaztion

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 15

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Introduction to Logical Effort

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 16

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Multistage Logic Networks

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 17

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Logical effort - Optimizing performance

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 19

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Logical Effort and Gain based Synthesis (Contd)

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 20 , pdf lecture.

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : MAGMA ASIC Design Flow Stage 1

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
MAGMA Tutorial

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : MAGMA ASIC Design Flow Stage 2

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
MAGMA Tutorial

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : MAGMA ASIC Design Flow Stage 3

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
MAGMA Tutorial

]]> Place hold on CAD for VLSI Design II

CAD for VLSI Design II : Project - Superscalar Processor Implementation

By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Project

]]> Place hold on CAD for VLSI Design II