<![CDATA[SNU Library Search for 'su:"Logical Effort and Gain based Synthesis"']]>

<![CDATA[SNU Library Search for 'su:"Logical Effort and Gain based Synthesis"']]> https://library.snu.edu.in/cgi-bin/koha/opac-search.pl?q=ccl=su%3A%22Logical%20Effort%20and%20Gain%20based%20Synthesis%22&sort_by=&format=rss 2 0 50 CAD for VLSI Design II : Logical effort - Optimizing performance ISBN: https://library.snu.edu.in/cgi-bin/koha/opac-detail.pl?biblionumber=11063 By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 19

]]> Place hold on CAD for VLSI Design II

]]> https://library.snu.edu.in/cgi-bin/koha/opac-detail.pl?biblionumber=11063 CAD for VLSI Design II : Logical Effort and Gain based Synthesis (Contd) ISBN: https://library.snu.edu.in/cgi-bin/koha/opac-detail.pl?biblionumber=11064 By Kamakoti, V. and Balachandran, Shankar.
IIT Madras ; Indian Institute of Technology Madras .
Chapter 20 , pdf lecture.

]]> Place hold on CAD for VLSI Design II

]]> https://library.snu.edu.in/cgi-bin/koha/opac-detail.pl?biblionumber=11064