Image from Google Jackets

Normal view MARC view ISBD view

Digital Circuits and Systems: Parity Generator and Display decoder / S. Srinivasan

By:

Srinivasan, S

Material type: Text

Text

TextSeries: NPTEL Lecture Series | . Electronics And Communication Engineering | . Parity Generator and Display decoderPublication details: Madras; Indian Insitiute of TechnologyDescription: Video LectureSubject(s):

Online resources:

Click here to access online

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 0 )
Comments ( 0 )

No physical items for this record

There are no comments on this title.

to post a comment.

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)

Share

© Copyright Shiv Nadar University 2012. All Rights Reserved. Disclaimer | Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.