Verilog by example : a concise introduction for FPGA design / Blaine C Readler

By:

Readler, Blaine C

Material type: Text

TextPublisher number: :S R Book Distributors | :12, Satyam Enclave Tejab Mill Compound New Kot Gaon G T Road Ghaziabad Publication details: USA Full Arc Press, 2011.Description: 114p. 24cmISBN:

9780983497301

Genre/Form:

DDC classification:

621.392 REA

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 2 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Notes	Date due	Barcode
Books	SNU LIBRARY	621.392 REA (Browse shelf(Opens below))	Checked out to REEYA AGRAWAL (2610120217) Not For Loan		08/10/2026 00:00	29497
Books	SNU LIBRARY	621.392 REA (Browse shelf(Opens below))	Not For Loan	Missing / Written Off		15431

Total holds: 0

There are no comments on this title.

to post a comment.

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)