SystemVerilog for verification

Spear, Chris.

SystemVerilog for verification : a guide to learning the testbench language features / Chris Spear - New York, NY : Springer, ©2006. - xxxiv, 301 p. : ill. ; 25 cm.

9780387270364

HCL


Verilog (Computer hardware description language)
Verilog (Langage de description de matériel informatique)
Integrated circuits -- Verification.
SystemVerilog for verification a guide to learning the testbench language features
Chris Spear

621.392 SPE

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.