Writing testbenches using System Verilog

Bergeron, Janick

Writing testbenches using System Verilog / Janick Bergeron - New York : Springer Science+Business Media, ©2006. - xxvi, 412 p. : ill. ; 25 cm.

9780387292212

HCL


Verilog
Integrated circuits -- Verification.
Bergeron, Janick
Electrical Engineering

621.392 BER

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.