Verification methodology manual for SystemVerilog

Bergeron, Janick...[et al]

Verification methodology manual for SystemVerilog / Janick Bergeron...[et al] - New York : Springer, ©2006. - xvii, 503 p. : ill. ; 24 cm.

9780387255385

HCL


Verilog (Computer hardware description language)
Integrated circuits -- Verification.
Verification methodology manual for SystemVerilog
Janick Bergeron

621.392 BER

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.