Digital Circuits and Systems:

Srinivasan, S.

Digital Circuits and Systems: Logic Minimization Using Karnaugh Maps / S. Srinivasan - Madras Indian Insitiute of Technology - Video Lecture - NPTEL Lecture Series Electronics And Communication Engineering Logic Minimization Using Karnaugh Maps .


Digital Circuits and Systems
Electronics And Communication Engineering
IIT Madras
Logic Minimization Using Karnaugh Maps
NPTEL
Prof. S. Srinivasan

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.