Normal view MARC view ISBD view

Implementation of low power Adiabatic Parallel Prefix Adders

Ratna,Padarthi Sindhu Koneru,Nayana

Implementation of low power Adiabatic Parallel Prefix Adders / Padarthi Sindhu Ratna & Nayana Koneru - Shiv Nadar University,Dadri :Department of Electrical Engineering :May 2016 - 54p. , Hard Bound - (B.Tech Electrical Engineering) :,Under Supervision of Dr. Sonal Signal .

Index Terms--Genre/Form:
Electrical Engineering
Project Report

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)