Design and Simulatin of Low Power Fir FGilter Using Gate Diffusion Input Technology

Raj Anmol

Design and Simulatin of Low Power Fir FGilter Using Gate Diffusion Input Technology / Anmol raj - Shiv Nadar University,Dadri :Department of Electrical Engineering :May 2016 - 71p. , Hard Bound - (B.Tech Electrical Engineering) :,Under Supervision of Dr. Sonal Singhal .


Electrical Engineering
Project Report

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.