Normal view MARC view ISBD view

FPGA Simulation Environment for Pen Verification Module

Raasi Chenna

FPGA Simulation Environment for Pen Verification Module - Shiv Nadar University Electronics and Communication Engineering May-19 - 55 p. : Hard Bound. :29cm.

Index Terms--Genre/Form:
Project Report.

Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)