Verilog HDL : a guide to digital design and synthesis, IEEE 1364-2001 complaint.

Palnitkar, Samir Goel, Prabhu.

Verilog HDL : a guide to digital design and synthesis, IEEE 1364-2001 complaint. / Samir Palnitkar. - , Noida : Pearson , 2022. - 490p. : 24cm.

9788177589184

Raghav Books Pvt. Ltd. : A-184, A Nand Gram, Ghaziabad, Ghaziabad


Verilog
HDL
Degital Design

621.392 PAL

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.