A Hierarchically reconfigurable SRAM-based compute-in-memory macro for edge computing

Mahita Yalamanchili

A Hierarchically reconfigurable SRAM-based compute-in-memory macro for edge computing - Shiv Nadar University, Dadri Department of Electrical Engineering, School of Engineering 2025 - 28p. 26cm


EngineeringElectrical EngineeringElectronics and Communication Engineering

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.