Image from Google Jackets
Computational Techniques: Computational and Error Analysis / Niket S.Kaisare
By: Material type:
TextSeries: NPTEL Lecture Series | . Chemical Engineering | . Computational and Error AnalysisPublication details: Madras; Indian Insitiute of TechnologyDescription: Video LectureSubject(s): Online resources:
No physical items for this record
There are no comments on this title.
Log in to your account to post a comment.
-
1
CMOS Digital Integrated Circuits
by Kang, Sung-Mo | Leblebici, Yusuf -
2
Basic VLSI Design
by Dauglas A.Pucknell | Eshraghian, Kamran -
3
CMOS Digital Integrated Circuits
by Kang, Sung-Mo | Leblebici, Yusuf -
4
CMOS Digital Integrated Circuits
by Kang, Sung-Mo | Leblebici, Yusuf -
5
CMOS Digital Integrated Circuits
by Kang, Sung-Mo | Leblebici, Yusuf -
6
CMOS VLSI Design
by Waste, Neil H. E. | Harris, David | Banergee, Ayan -
7
Nanoscale MOS transistors
by Esseni, David | ; Palestri, Pierpaolo | ; Selmi, Luca -
8
CMOS
by Baker, R. Jacob | ; Tewksbury, Stuart K (ed. by) | ; Brewer, Joe E. -
9
Solid State Devices:
by Karmalkar, S. -
10
Solid State Devices:
by Karmalkar, S. -
11
Solid State Devices:
by Karmalkar, S. -
12
Solid State Devices:
by Karmalkar, S. -
13
Solid State Devices:
by Karmalkar, S. -
14
Solid State Devices:
by Karmalkar, S. -
15
Solid State Devices:
by Karmalkar, S. -
16
Solid State Devices:
by Karmalkar, S. -
17
Solid State Devices:
by Karmalkar, S. -
18
Solid State Devices:
by Karmalkar, S. -
19
Solid State Devices:
by Karmalkar, S. -
20
Solid State Devices:
by Karmalkar, S.
Computational Techniques:
APA
Kaisare N. S., .Computational Techniques. Madras: .
Chicago
Kaisare Niket S, .Computational Techniques. Madras: .
Harvard
Kaisare N. S., .Computational Techniques. Madras: .
MLA
Kaisare Niket S, .Madras: . .
- Cite
- Add to your cart (remove)
-
More searchesSearch for this title in:Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)
Exporting to Dublin Core...
Share