MVS JCL /Doug Lowe

By:

Material type: Text

TextPublication details: .-California :Mike Murach & Associates, Incorporated ,@1994Edition: .-2nd EdDescription: 514p.;15cm. SoftcoverISBN:

Genre/Form:

DDC classification:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings
Item type	Current library	Call number	Status	Barcode
HCL Collection	SNU LIBRARY	005.43 LOW (Browse shelf(Opens below))	Withdrawn	H14278

Total holds: 0

There are no comments on this title.

to post a comment.

Back to results

1 Designing Embedded Hardware
by Catsoulis, John
2 SystemVerilog for verification
by Spear, Chris.
3 Verilog HDL
by Palnitkar, Samir
4 VHDL for programmable logic
by Skahill, Kevin
5 Verilog designer's library
by Zeidman, Bob
6 Chip-level modeling with VHDL
by Armstrong, James R.
7 Writing testbenches
by Bergeron, Janick
8 VHDL
by Perry, Douglas L.
9 Handbook of data communications.
by Bleazard, G. B.
10 VHDL design representation and synthesis
by James R Armstrong | / F Gail Gray
11 Verification methodology manual for SystemVerilog
by Bergeron, Janick...[et al]
12 PRINCIPLES OF VERILOG PLI
by Mittra, Swapnajit
13 Real world FPGA design with Verilog
by Coffman, Ken, 1953-
14 A VHDL primer
by Bhasker, Jayaram
15 The designer's guide to VHDL
by Ashenden, Peter J.
16 Writing testbenches
by Bergeron, Janick
17 HDL chip design
by Smith, Douglas J. | Zamfirescu, Alex
18 VHDL
by Navabi, Zainalabedin
19 The Verilog hardware description language
by Thomas, D. E. (Donald E.), 1951- | Moorby, Philip R., 1953-
20 Mike Meyers' A+ guide to PC hardware
by Meyers, Michael, 1961- | Jernigan, Scott