Image from Google Jackets

Normal view MARC view ISBD view

Mathematical Concepts for Biomedical Science Students / David W Clarke

By:

Clarke, David W

Contributor(s):

Clarke, David W

Material type: Text

Text

TextPublisher number: :Donated by Dr. N SukumarPublication details: ;Math Concepts for biomedical Science Students @2005Edition: 2nd EdDescription: Different pages 24cmSubject(s):

DDC classification:

570.510 CLA

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Call number	Status	Notes	Barcode
Books	SNU LIBRARY	570.510 CLA (Browse shelf(Opens below))	Available	Donated by Dr. N Sukumar	G2791

Total holds: 0

There are no comments on this title.

to post a comment.

Previous

Back to results

Next

761 Computational Geometry:
by "Sen, Sandeep"
762 Computational Geometry:
by "Sen, Sandeep"
763 Computational Geometry:
by "Sen, Sandeep"
764 Computational Geometry:
by "Sen, Sandeep"
765 Computational Geometry:
by "Sen, Sandeep"
766 Computational Geometry:
by "Sen, Sandeep"
767 Computational Geometry:
by "Sen, Sandeep"
768 Computational Geometry:
by "Sen, Sandeep"
769 Computational Geometry:
by "Sen, Sandeep"
770 Computational Geometry:
by "Sen, Sandeep"
771 Computational Geometry:
by "Sen, Sandeep"
772 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
773 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
774 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
775 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
776 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
777 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
778 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
779 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"
780 Design Verification and Test of Digital VLSI Circuits:
by "Biswas, Santosh" | "Deka, Jatindra Kumar"

Close

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)

Share

© Copyright Shiv Nadar University 2012. All Rights Reserved. Disclaimer | Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.