Amazon cover image
Image from Amazon.com
Image from Google Jackets

Logical Effort : Designing Fast CMOS Circuits / Ivan Sutherland, Bob Sproull and Davis Harris

By: Material type: TextTextPublisher number: HCLPublication details: California ; Morgan Kaufmann , 1999.Description: xv; 239 pISBN:
  • 9781558605572
Genre/Form: DDC classification:
  • 621.38152 SUT
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Barcode
HCL Collection HCL Collection SNU LIBRARY 621.38152 SUT (Browse shelf(Opens below)) Withdrawn H12816
Total holds: 0

There are no comments on this title.

to post a comment.
Share

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.