Amazon cover image
Image from Amazon.com
Image from Google Jackets

Verilog HDL : a guide to digital design and synthesis, IEEE 1364-2001 complaint. / Samir Palnitkar.

By: Contributor(s): Material type: TextTextPublisher number: : Raghav Books Pvt. Ltd. | : A-184, A Nand Gram, Ghaziabad, GhaziabadPublication details: , Noida : Pearson , 2022.Description: 490p. : 24cmISBN:
  • 9788177589184
Subject(s): DDC classification:
  • 621.392 PAL
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Call number Status Date due Barcode
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Not For Loan 30467
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Available 30468
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Available 30469
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Available 30470
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Checked out to SANJAY BABU (2510110397) 05/10/2026 00:00 30471
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Checked out to REEYA AGRAWAL (2610120217) 08/10/2026 00:00 30472
Books Books SNU LIBRARY 621.392 PAL (Browse shelf(Opens below)) Available 30473
Total holds: 0

There are no comments on this title.

to post a comment.
Share

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.