Simulation of dynamic random access memory (DRAM) designs and calculations of timing parameters at 14nm technology node

Mona Balasubramanian ;Vrinda Maheshwari

Simulation of dynamic random access memory (DRAM) designs and calculations of timing parameters at 14nm technology node /Mona Balasubramanian and Vrinda Maheshwari - Shiv Nadar University,Dadri :Dept. of Electrical Engineering ,May 2018 - ix,32 p. Hard Bound ;29 cm. - Dept. of Electrical Engineering Under Supervision of Dr.Sonal Singhal .


Thesis
Dept. of Electrical Engineering
School of Engineering
Mona Balasubramanian

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.