DESIGN AND ANALYSIS OF RELIABILITY-AWARE CMOS CIRCUITS FOR A NEUROMORPHIC SYSTEM

Shaik Jani Babu

DESIGN AND ANALYSIS OF RELIABILITY-AWARE CMOS CIRCUITS FOR A NEUROMORPHIC SYSTEM - "Shiv Nadar University, Dadri" "Department of Electrical Engineering , School of Engineering" 2021 - "XXIX, 156p." 26cm


Cmos circuitsNeuromorphic system

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.