DESIGN AND ANALYSIS OF RELIABILITY-AWARE CMOS CIRCUITS FOR A NEUROMORPHIC SYSTEM (Record no. 59570)

MARC details
000 -LEADER
fixed length control field 00514nam a2200133Ia 4500
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 220825s9999||||xx |||||||||||||| ||und||
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Shaik Jani Babu
245 #0 - TITLE STATEMENT
Title DESIGN AND ANALYSIS OF RELIABILITY-AWARE CMOS CIRCUITS FOR A NEUROMORPHIC SYSTEM
260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT)
Place of publication, distribution, etc "Shiv Nadar University, Dadri"
Name of publisher, distributor, etc "Department of Electrical Engineering , School of Engineering"
Date of publication, distribution, etc 2021
300 ## - PHYSICAL DESCRIPTION
Extent "XXIX, 156p."
Dimensions 26cm
650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM
Topical term or geographic name as entry element Cmos circuitsNeuromorphic system
700 ## - ADDED ENTRY--PERSONAL NAME
Personal name Under Supervision of Dr. Sonal Singhal
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Ph.D. Thesis
Holdings
Withdrawn status Lost status Source of classification or shelving scheme Damaged status Not for loan Home library Current library Date acquired Barcode Date last seen Uniform Resource Identifier Price effective from Koha item type
    Dewey Decimal Classification   Not For Loan SNU LIBRARY SNU LIBRARY 25/08/2022 TH818 25/08/2022 http://dspace.snu.edu.in:8080/jspui/handle/123456789/764 25/08/2022 Ph.D. Thesis

© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.