Your search returned 893 results.

Sort
Results
641.
Image from Google Jackets
Advanced Hydraulics: Channel Transitions-part 3 / Suresh A Kartha by Series: NPTEL Lecture Series. Civil Engineering Channel Transitions-part 3
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

642.
Image from Google Jackets
Advanced Hydraulics: Application of Momentum Principles / Suresh A Kartha by Series: NPTEL Lecture Series. Civil Engineering Application of Momentum Principles
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

643.
Image from Google Jackets
Advanced Hydraulics: Pumps-1 / Suresh A Kartha by Series: NPTEL Lecture Series. Civil Engineering Pumps-1
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

644.
Image from Google Jackets
Advanced Hydraulics: Turbines-part 3(pumps,turbines) / Suresh A Kartha by Series: NPTEL Lecture Series. Civil Engineering Turbines-part 3(pumps,turbines)
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

645.
Image from Google Jackets
Advanced Hydraulics: Turbines,Cavitation / Suresh A Kartha by Series: NPTEL Lecture Series. Civil Engineering Turbines,Cavitation
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

646.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Introduction to Digital VLSI Design Flow / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Introduction to Digital VLSI Design Flow
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

647.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: High Level Design Representation / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering High Level Design Representation
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

648.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Transformations for High Level Synthesis / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Transformations for High Level Synthesis
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

649.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: "Introduction to HLS: Scheduling, Allocation and Binding Problem" / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering "Introduction to HLS: Scheduling, Allocation and Binding Problem"
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

650.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Scheduling Algorithms-1 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Scheduling Algorithms-1
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

651.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Scheduling Algorithms-2 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Scheduling Algorithms-2
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

652.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Binding and Allocation Algorithms / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Binding and Allocation Algorithms
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

653.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-1 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-1
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

654.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-2 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-2
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

655.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-3 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-3
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

656.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Heuristic Minimization of Two-Level Circuits / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Heuristic Minimization of Two-Level Circuits
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

657.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Finite State Machine Synthesis / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Finite State Machine Synthesis
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

658.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Multilevel Implementation / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Multilevel Implementation
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

659.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Introduction to formal methods for design verification / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Introduction to formal methods for design verification
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

660.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Temporal Logic: Introduction and Basic Operators / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Temporal Logic: Introduction and Basic Operators
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).


© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.