Image from Google Jackets

Normal view MARC view ISBD view

Design and Simulatin of Low Power Fir FGilter Using Gate Diffusion Input Technology / Anmol raj

By:

Raj Anmol

Material type: Text

Text

TextSeries: .-(B.Tech Electrical Engineering). :,Under Supervision of Dr. Sonal Singhal Publication details: .-Shiv Nadar University,Dadri :Department of Electrical Engineering :May 2016Description: 71p. , Hard BoundGenre/Form:

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )

Holdings
Item type	Current library	Status	Barcode
Project Report	SNU LIBRARY	Available	TH248

Total holds: 0

There are no comments on this title.

to post a comment.

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com)

Share

© Copyright Shiv Nadar University 2012. All Rights Reserved. Disclaimer | Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.