Your search returned 44 results.

Sort
Unhighlight Highlight
Select all Clear all
Select titles to:
New list
Results
1.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Introduction to Digital VLSI Design Flow / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Introduction to Digital VLSI Design Flow
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
2.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: High Level Design Representation / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering High Level Design Representation
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
3.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Transformations for High Level Synthesis / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Transformations for High Level Synthesis
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
4.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: "Introduction to HLS: Scheduling, Allocation and Binding Problem" / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering "Introduction to HLS: Scheduling, Allocation and Binding Problem"
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
5.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Scheduling Algorithms-1 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Scheduling Algorithms-1
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
6.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Scheduling Algorithms-2 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Scheduling Algorithms-2
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
7.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Binding and Allocation Algorithms / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Binding and Allocation Algorithms
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
8.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-1 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-1
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
9.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-2 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-2
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
10.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Two level Boolean Logic Synthesis-3 / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Two level Boolean Logic Synthesis-3
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
11.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Heuristic Minimization of Two-Level Circuits / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Heuristic Minimization of Two-Level Circuits
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
12.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Finite State Machine Synthesis / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Finite State Machine Synthesis
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
13.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Multilevel Implementation / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Multilevel Implementation
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
14.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Introduction to formal methods for design verification / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Introduction to formal methods for design verification
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
15.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Temporal Logic: Introduction and Basic Operators / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Temporal Logic: Introduction and Basic Operators
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
16.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Syntax and Semantics of CTL / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Syntax and Semantics of CTL
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
17.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Syntax and Semantics of CTL � Continued / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Syntax and Semantics of CTL � Continued
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
18.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Equivalence between CTL Formulas / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Equivalence between CTL Formulas
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
19.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Introduction to Model Checking / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Introduction to Model Checking
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
20.
Image from Google Jackets
Design Verification and Test of Digital VLSI Circuits: Model Checking Algorithms I / Jatindra Kumar Deka and Santosh Biswas by Series: NPTEL Lecture Series. Computer Science and Engineering Model Checking Algorithms I
Material type: Computer file Computer file; Format: electronic
Publication details: Guwahati Indian Insitiute of Technology
Online resources:
Availability: Items available for loan: SNU LIBRARY (1).

Place hold Save to lists Add to cart
© Copyright Shiv Nadar University 2012. All Rights Reserved.  Disclaimer |  Sitemap
The Shiv Nadar University has been established under U.P. Act No 12 of 2011. Shiv Nadar University is UGC Approved.